


DESIGNER'S DATA SHEET

Part Number / Ordering Information ^{1/}

SFF130



Screening ^{2/}

— = Not Screened
 TX = TX Level
 TXV = TXV Level
 S = S Level

Package

G = Cerpack
 S.5 = SMD.5

SFF130G SFF130S.5

14 AMP, 100 Volts, 180 mΩ Avalanche Rated N-channel Power MOSFET


Features:

- Rugged Technology
- Low ON-Resistance: 130mΩ typ
- Avalanche Rated
- Hermetically Sealed Power Packaging
- Low Total Gate Charge, Fast Switching
- Enhanced Performance Replacement for 2N6756
- TX, TXV, S-Level Screening Available

Maximum Ratings ^{3/}	Symbol	Value	Unit
Drain – Source Voltage	V _{DSS}	100	V
Gate – Source Voltage, continuous	V _{GS}	±20	V
Gate – Source Voltage, transient		±30	V
Max. Continuous Drain Current @ T _C = 25°C (package limited)	I _{D1} I _{D2}	14 9	A
Max. Avalanche Current	I _{AR}	14	A
Single Pulse Avalanche Energy	E _{AS}	75	mJ
Repetitive Pulse Avalanche Energy	E _{AR}	7.5	mJ
Total Power Dissipation @ T _C = 25°C @ T _C = 55°C	P _D	44 34	W
Operating & Storage Temperature	T _{OP} & T _{STG}	-55 to +150	°C
Maximum Thermal Resistance (Junction to Case)	R _{θJC}	2.8	°C/W

NOTES:

- ^{1/} For ordering information, price, and availability - contact factory.
^{2/} Screening based on MIL-PRF-19500. Screening flows available on request.
^{3/} Unless otherwise specified, all electrical characteristics @ 25°C.



NOTE: All specifications are subject to change without notification. SCD's for these devices should be reviewed by SSDI prior to release.

DATA SHEET #: F00021E

DOCX



Solid State Devices, Inc.

14701 Firestone Blvd * La Mirada, CA 90638

Phone: (562) 404-4474 * Fax: (562) 404-1773


ssdi@ssdi-power.com * www.ssdi-power.com

SFF130G

SFF130S.5


Electrical Characteristics ^{3/}		Symbol	Min	Typ	Max	Unit
Drain to Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = 0.25\text{ mA}$	BV_{DSS}	100	115	-	V
Drain to Source On State Resistance	$V_{GS} = 10\text{ V}, I_D = 9\text{ A}$	$R_{DS(on)}$	-	125	180	mΩ
	$V_{GS} = 10\text{ V}, I_D = 14\text{ A}$		--	130	210	
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 0.25\text{ mA}$	$V_{GS(th)}$	2.0	2.8	4.0	V
Gate to Source Leakage	$V_{GS} = \pm 20\text{ V}$	I_{GSS}	-	1	±100	nA
Zero Gate Voltage Drain Current	$V_{DS} = 80\text{ V}, V_{GS} = 0\text{ V}, T_J = 25^\circ\text{C}$	I_{DSS}	-	0.01	25	μA
	$V_{DS} = 80\text{ V}, V_{GS} = 0\text{ V}, T_J = 125^\circ\text{C}$		-	1	250	
Forward Transconductance	$V_{DS} = 10\text{ V}, I_D = 9\text{ A}$	g_{fs}	4.6	7	-	Mho
Total Gate Charge	$V_{GS} = 10\text{ V}$	Q_g	12	16	35	nC
Gate to Source Charge	$V_{DS} = 50\text{ V}$	Q_{gs}	2.5	4	10	
Gate to Drain Charge	$I_D = 14\text{ A}$	Q_{gd}	5	6.5	15	
Turn on Delay Time	$V_{GS} = 10\text{ V}$	$t_{d(on)}$	-	18	35	nsec
Rise Time	$V_{DS} = 50\text{ V}$	t_r	-	70	80	
Turn off Delay Time	$I_D = 14\text{ A}$	$t_{d(off)}$	-	35	60	
Fall Time	$R_G = 7.5\text{ }\Omega$	t_f	-	10	45	
Diode Forward Voltage	$I_F = 14\text{ A}, V_{GS} = 0\text{ V}$	V_{SD}	-	1.15	1.5	V
Diode Reverse Recovery Time	$I_F = 10\text{ A}, di/dt = 100\text{ A}/\mu\text{sec}$	t_{rr}	-	140	300	nsec
Reverse Recovery Charge		Q_{rr}	-	1	3	μC
Input Capacitance	$V_{GS} = 0\text{ V}$	C_{iss}	-	650	-	pF
Output Capacitance	$V_{DS} = 25\text{ V}$	C_{oss}	-	250	-	
Reverse Transfer Capacitance	$f = 1\text{ MHz}$	C_{rss}	-	44	-	

PACKAGE OUTLINE: Cerpack (G)




PINOUT:

PIN 1: SOURCE
PIN 2: GATE
BOTTOM PAD: DRAIN




PACKAGE OUTLINE: SMD.5 (S.5)



PINOUT:

PIN 1: DRAIN
PIN 2: SOURCE
PIN 3: GATE



NOTE: All specifications are subject to change without notification.
SCD's for these devices should be reviewed by SSDI prior to release.

DATA SHEET #: F00021E

DOCX