

SFF75P10S2

DESIGNER'S DATA SHEET

Part Number / Ordering Information ^{1/}
SFF75P10

Screening ^{2/}
 — = Not Screened
 TX = TX Level
 TXV = TXV Level
 S = S Level

Package
 S2 = SMD2

-75 AMP
P-Channel POWER MOSFET
-100 Volts
0.045 Ω

Features:

- Rugged Construction with Poly Silicon Gate
- Low RDS(on) and High Transconductance
- Excellent High Temperature Stability
- Very Fast Switching Speed
- Fast Recovery and Superior dv/dt Performance
- Increased Reverse Energy Capability
- Low Input and Transfer Capacitance for Easy Paralleling
- Hermetically Sealed
- TX, TXV, and Space Level Screening Available
- Replaces IRF9160 Types

Maximum Ratings ^{3/}	Symbol	Value	Unit
Drain – Source Voltage	V _{DS}	-100	V
Gate – Source Voltage	V _{GS}	+20	V
Continuous Drain Current	I _{D1} I _{D2}	-75 -38	A
Pulsed Drain Current (construction limited)	I _{D3}	-90	A
Operating & Storage Temperature	T _{OP} & T _{STG}	-55 to +150	°C
Thermal Resistance, Junction to Case	R _{θJC}	0.5 (typ 0.35)	°C/W
Total Device Power Dissipation	P _D	250	W
Single Pulse Avalanche Energy	E _{AS}	500	mJ

NOTES:


*Pulsed per MIL-STD-750.

^{1/} For ordering information, price, and availability - contact factory.

^{2/} Screening based on MIL-PRF-19500. Screening flows available on request.

^{3/} Unless otherwise specified, all electrical characteristics @ 25°C.

SMD2 (S2)





Solid State Devices, Inc.

14701 Firestone Blvd * La Mirada, CA 90638

Phone: (562) 404-4470 * Fax: (562) 404-1773

ssdi@ssdi-power.com * www.ssdi-power.com

SFF75P10S2

Electrical Characteristics ^{3/}	Symbol	Min	Typ	Max	Unit
Drain to Source Breakdown Voltage ($V_{GS} = 0\text{ V}$, $I_D = -1\text{ mA}$)	BV_{DSS}	-100	-110	—	V
Drain to Source On State Resistance ($V_{GS} = -12\text{ V}$)	$R_{DS(on)}$	—	30.5 18 53 32.5 20 56 35 20 62	45 — 70 — — — 45 — —	mΩ
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = -1.0\text{ mA}$)	$V_{GS(th)}$	-2.0	-3.4	-4.0	V
Forward Transconductance ($V_{DS} = -15\text{ V}$)	g_{fs}	— 25	25 37	— —	S
Zero Gate Voltage Drain Current ($V_{DS} = -100\text{ V}$, $V_{GS} = 0\text{ V}$) ($V_{DS} = -100\text{ V}$, $V_{GS} = 0\text{ V}$, $T_J = 125^\circ\text{C}$)	I_{DSS}	— —	-0.2 -1	-10 -100	μA
Gate to Source Leakage Forward Gate to Source Leakage Reverse	I_{GSS}	— —	-10 10	-100 100	nA
Total Gate Charge Gate to Source Charge Gate to Drain Charge	Q_g Q_{gs} Q_{gd}	— — —	165 30 75	250 55 125	nC
Turn on Delay Time Rise Time Turn off Delay Time Fall Time	$t_{(on)}$ t_r $t_{d(off)}$ t_f	— — — —	45 115 170 115	65 170 250 150	nsec
Diode Forward Voltage ($V_{GS} = 0\text{ V}$)	V_{SD}	— —	-1.00 -1.10	-1.5 —	V
Diode Reverse Recovery Time Reverse Recovery Charge	t_{RR} Q_{RR}	— —	160 1.2	300 1.8	nsec μC
Input Capacitance Output Capacitance Reverse Transfer Capacitance	C_{iss} C_{oss} C_{rss}	— — —	4000 1300 690	— — —	pF

NOTES: *Pulsed per MIL-STD-750.

1/ For ordering information, price, and availability - contact factory.

2/ Screening based on MIL-PRF-19500. Screening flows available on request.

3/ Unless otherwise specified, all electrical characteristics @ 25°C.

NOTE: All specifications are subject to change without notification.
SCD's for these devices should be reviewed by SSDI prior to release.

DATA SHEET #: FT0103A

DOCX




Solid State Devices, Inc.

14701 Firestone Blvd * La Mirada, CA 90638
Phone: (562) 404-4470 * Fax: (562) 404-1773
ssdi@ssdi-power.com * www.ssdi-power.com

SFF75P10S2

PACKAGE OUTLINE: SMD2 (S2)



Available Part Numbers:

SFF75P10S2

PIN ASSIGNMENT (Standard)

Package	Drain	Source	Gate
SMD2 (S2)	Pin 1	Pin 2	Pin 3

NOTE: All specifications are subject to change without notification.
SCD's for these devices should be reviewed by SSDI prior to release.

DATA SHEET #: FT0103A

DOCX