Solid State Devices, Inc. 14701 Firestone Blvd * La Mirada, CA 90638 Phone: (562) 404-4474 * Fax: (562) 404-1773 ssdi@ssdi-power.com * www.ssdi-power.com Designer's Data Sheet	SFS3	SFS3027 - SFS3029 Series			
Part Number/Ordering Information <sup>1/</sup> SFS302 Screening <sup>2/</sup> = Not Screened TX = TX Level TXV = TXV Level S = S Level Package	0.5 AMP, 30 - 100 Volt FAST SWITCHING SILICON CONTROLLED RECTIFIER				
S.22 = SMD.22 /18 = TO-18 Voltage/Family 7 = 30V 8 = 60V 9 = 100V	<ul> <li>FEATURES:</li> <li>Passivated Planar Construction</li> <li>Low On-State Voltage and Fast Switching</li> <li>Hermetically Sealed Surface Mount Power Package</li> <li>Replacement for 2N3027 – 2N3029 Series - Contact Factory for Additional SCR Products</li> </ul>				
		Symbol	Value	Unit	
Peak Repetitive Reverse Voltage and DC Blocking Voltage	SFS3027 SFS3028 SFS3029	V <sub>drm</sub> V <sub>rrm</sub>	30 60 100	Volts	
Non-Repetitive Peak Reverse Blocking Voltage (t < 5.0 ms)	SFS3027 SFS3028 SFS3029	Vrsm	50 100 200	Volts	
<b>RMS On-State Current,</b> (All Conduction Angles, T <sub>C</sub> = 100°C)		I <sub>T (RMS)</sub>	0.5	Amps	
Peak Non-Repetitive Surge Current (One Cycle, 60 Hz )		Ітѕм	8	Amps	
Peak Gate Power		Рдм	0.1	Watts	
Average Gate Current		G(ave)	0.025	Amps	
Peak Gate Current		Ідм	0.25	Amps	
Reverse Gate Current		Igr	0.003	Amps	
Reverse Gate Voltage		V <sub>GM</sub>	5.0	Volts	
Operating Junction Temperature Range		TJ	-65 to +150	°C	
Storage Temperature Range		T <sub>stg</sub>	-65 to +200	°C	
Thermal Resistance, Junction to Case		Rejc	15	°C/W	
NOTES:		SMD.22	TO-	18	

- 1/ For ordering information, price, operating curves, and availability- Contact factory.
- 2/ Screening based on MIL-PRF-19500. Screening flows available on request.
- 3/ Unless otherwise specified, all electrical characteristics @ 25°C.




<b>NOTE:</b> All specifications are subject to change without notification. SCD's for these devices should be reviewed by SSDI prior to release.	DATA SHEET #: SCR010E	DOCX
---	-----------------------	------

## Solid State Devices, Inc.


14701 Firestone Blvd \* La Mirada, CA 90638 Phone: (562) 404-4474 \* Fax: (562) 404-1773 ssdi@ssdi-power.com \* www.ssdi-power.com

## SFS3027 - SFS3029 Series

ELECTRICAL CHA	RACTERIST	ICS <u>3/</u>	Symbol	Min	Typical	Max	Unit
Peak Reverse Block Rated V <sub>RRM</sub> , R <sub>GK</sub> = 1000		T <sub>C</sub> = 25°C T <sub>C</sub> = 150°C	I <sub>RRM</sub>		0.08 20	0.1 50	μA
Peak Forward Block Rated V <sub>DRM</sub> , R <sub>GK</sub> = 1000	•	Tc = 25°C Tc = 150°C			0.08 30	0.1 50	μA
Peak On-State Volta	ge		V <sub>TM</sub>	0.8	1.1	1.5	v
Gate Trigger Curren $V_D = 5 V_{DC}, R_L = 100 \Omega,$		T <sub>C</sub> = 25°C T <sub>C</sub> = -65°C	I <sub>GT</sub>		25 50	200 1200	μA
Gate Trigger Voltage $V_D = 5 V_{DC}, R_L = 100 \Omega,$		T <sub>C</sub> = 25°C T <sub>C</sub> = -65°C T <sub>C</sub> = 150°C	V <sub>GT</sub>	0.4 0.6 0.1	0.55 0.75 0.20	0.8 1.1 0.6	v
Holding Current $V_D = 5 V_{DC}$	$T_{\rm C} = -65^{\circ}{\rm C}$	, R <sub>GK</sub> = 1000 Ω , R <sub>GK</sub> = 1000 Ω , R <sub>GK</sub> = 2000 Ω	I <sub>H</sub>	0.3 0.5 0.05	1.0 1.5 0.38	5.0 10.0 1.0	mA
Off-State Voltage-Cr	itical Rate of	Rise	dv <sub>c</sub> /dt	30	—	—	V/µs
Gate Trigger-on Puls Per Fig. 1	se Width		t <sub>pg(on)</sub>	_	0.25	0.40	μs
Gate Trigger-on Dela Gate Trigger-on Rise Per Fig. 1 with C1 = 0 a	e Time		t <sub>d</sub> t <sub>r</sub>	_	0.10 0.75		μs



<b>NOTE:</b> All specifications are subject to change without notification. SCD's for these devices should be reviewed by SSDI prior to release.	DATA SHEET #: SCR010E	DOCX
---	-----------------------	------






Fig. 1 Test Circuit for tpg(on), td and tr

Legends of circuit Element: R1=1k, R2=30 non-inductive, R3=500 2W, R7=56, C1=1uF, C2=0.1uF ceramic, D3=1N457A (optional)

## tpg(on) Test Procedure:

1. Can use DC or pulsating AC 60Hz for VAA. If VAA is pulsating AC then D3 must be used, and trigger to Pulse Gen should be synchronized.

 With specified VAA, IF and IGF initially established, connect a high frequency oscilloscope vertical input to the IA monitor point. The width of the gate current pulse is then set to a value that causes triggering to occur. The pulse width at this point is the gate trigger-on pulse width.
 For additional details, see Mil-S-19500/419(EL).

## td and tr Test Procedure:

- 1. Remove C1 and C2, and set gate pulse width >2us.
- 2. Measure td from leading edge of gate pulse to 10% of VAK falling edge.
- 3. Measure tr from 10% to 90% of VAK falling edge.